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Abstract—  This  paper  presents  a  novel  and  efficient  mapping 
algorithm, called Citrine. It generates a set of mappings which 
have  nearly  minimum  possible  distance  between  related  cores 
results in reduction of communication cost in Network-on-Chip 
(NoC), while improving other performance metrics. Comparison 
of  the  communication  cost  results  makes  it  obvious  that  final 
solutions found by our proposed approach outperform the results 
of  other  methods  which  proposed  in  literature.    Vulnerability 
index  is  introduced  and  defined  as  a  criterion  for  evaluating 
routing  fault  tolerance.  Reducing  the  vulnerability  index 
optimizes  fault  tolerant  properties  of  NoC.  Then  by  using  the 
Citrine solutions, a total cost function is used to customize and 
prioritize  the  impact  of  metrics,  i.e.  communication  cost  and 
vulnerability index. The experimental results reveal the power of 
Citrine  in  generating  different  solutions  with  low  bandwidth 
requirements that spread through the explored design space.  
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I.  INTRODUCTION 
The ever-increasing complexity of system on chip (SoC) 
design,  and  non-efficiency  of  electric  bus  to  exchange  data 
between IP cores in Giga scale, the Network on Chip (NoC) is 
presented  with  more  flexible,  scalable  and  reliable 
infrastructure.  Different  mapping  algorithms  for  NoCs  are 
presented  to  decide  which  core  should  be  linked  to  which 
router. Mapping an application to on-chip network is the first 
and  the  most  important  step  in  the  design  flow  as  it  will 
dominate the overall performance and cost [1]. Another factor 
which affects the overall performance of an NoC is the routing 
algorithm  [2,3].The  Routing  algorithms  are  classified  as 
deterministic or adaptive. In deterministic routing the path from 
the source to the destination is completely determine by the 
source  and  the  destination  addresses.  In  adaptive  routing 
multiple paths from the source to the destination are possible. 
Thus,  generally,  it  provides  packets  with  a  better  chance  to 
avoid hot spot or faulty regions in the network as compared to 
deterministic  routing  [2].  Although  the  deterministic  routing 
algorithms are simple and have less complexity in hardware 
design, they are not able to efficiently consume bandwidth of 
links. Since reliability and fault-tolerance of network are two 
important issues in scaling of NoCs, the adaptive algorithms 
are the recommended solution. These algorithms can tolerate 
the  network  failures  better  than  deterministic  algorithms  by 
using multiple paths.  
 
 
 
 
 
Available bandwidth of links is a limitation in NoC design 
which  is  known  as  bandwidth  constraints.  Links  exceeding 
threshold bandwidth in network should be avoided in order to 
maximize the system performance [4]. Routing and mapping 
algorithms play important roles to achieve this goal. The main 
purpose of this article is to present a new mapping model that 
optimizes the results in accordance to communication costs and 
fault-tolerance considerations. Although the approach proposed 
in  the  paper  is  not  topology-dependent,  it  is  illustrated  and 
evaluated  for  2D  mesh  topology  due  to  its  simplicity  and 
scalability. 
The rest of this paper is organized as follows. In section 2 
we discuss related research work. Section 3 is composed of 
four  subsections.  The  proposed  mapping  algorithm,  Citrine, 
and related formulation and results are presented in 3.1. The 
used routing algorithm is described in 3.2. Vulnerability index 
is defined in 3.3 as a criterion to evaluate fault-tolerance. 3.4 
introduces a total cost function and experimental results and 
design  space  exploration  are  done  in  this  subsection.  The 
conclusion is drawn in the last section.  
II.  RELATED WORK 
Several approaches have been proposed in literature in the 
context  of  topological  mapping  in  NoCs.  The  current 
researches  mostly  focus  on  mapping  techniques  for  NoC 
platform  with  two  dimension  mesh  topology.  The  NMAP 
method that runs mapping with regard to bandwidth constraints 
and  minimizing  communication  delay  is  selected  as  the 
criterion  in  most  projects,  and  is  highly  efficient  as  far  as 
communication  cost  is  considered  [5]  .  In  [1]  a  binomial 
mapping method is introduced. The latter comes along with an 
optimal  algorithm  aiming  at  minimizing  total  traffic  on 
network, the number of hops, and hardware costs. The Branch-
and-Bound algorithm, presented in [6] has been able to map IP 
cores  on  tiled-based  NoC  architecture,  and  it  has  tried  to 
minimize  total  energy  consumption,  and  to  overcome 
bandwidth constraints. The proposed mapping algorithm in [7] 
is basically a genetic algorithm, which takes the advantages of 
the chaotic systems by using them instead of random process in 
the GA. Chain-Mapping [8] is an algorithm for mapping cores 
onto a mesh-based Network-on-Chip architecture that its main 
aim  is  to  produce  chains  of  connected  cores  in  order  to 
introduce  a  new  method  to  prioritize  IP  cores.    Onyx  is  a 
heuristic method for mapping the cores onto a tile-based NoC 
architecture. Onyx defines four movements to assign priorities 
to  the  tiles  on  a  lozenge-shaped  path  and  obtains  better 
communication  cost  compared  with  previous  mapping 
algorithms [9]. Also, the mapping of clusters onto the physical 
topology of processors has been studied in the field of parallel 
processing. In [10], PMAP, a two phase mapping algorithm for 
placing  clusters  onto  processors  is  presented.  It  is  clear  to 
understand  that  all  mapping algorithms  try  to  minimize  hop 
count  between  related  cores  as  much  as  possible.  This  way 
results  in  better  communication  cost,  energy  consumption, 
latency and other performance metrics [9].  
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III.  THE PROPOSED METHODOLOGY 
The  objective  of  this  study  is  to  achieve  an  application-
specific  NoC  design that  minimizes  the  communication  cost 
and  improves  the  fault  tolerant  properties.  This  section  is 
consisted of  four  subsections;  the  first  subsection presents  a 
heuristic  mapping  algorithm  that  produces  a  set  of  different 
mappings in a reasonable time. Although this mapping does not 
explore  the  design  space  thoroughly,  it  considers  a  part  of 
design space, which in general minimizes the communication 
costs  of  solutions  while  yielding  optimum  communication 
costs in some cases. The second subsection deals with routing 
algorithm  used  in  this paper.  Furthermore,  the  new  concept, 
vulnerability  index,  which  is  considered  as  a  criterion  for 
estimating  the  fault-tolerance  of  mapped  application,  is 
presented in details in the third subsection. In order to yield a 
mapping  which  considers  trade-offs  between  communication 
cost  and  fault-tolerance,  a total cost  function is defined and 
introduced at last subsection.  
A.  Citrine: Mapping Algorithm 
To formulate mapping problem in a more formal way, we 
need to first introduce the following two concepts borrowed 
from [9]: 
Definition 1: The core graph is a directional graph ?(?,?), 
whose  each  vertex   ?? ∈ ?   shows  a  core,  and  a  directional 
edge ??,? ∈ ?  illustrates  connection  between ??  and ?? .  The 
weight  of   ??,?  that  is  shown  as   ?????,? ,  represents  the 
bandwidth requirement of the communication from  ?? to ?? . 
We display an IP core along with a router connected to it by 
Resource Network Interface (RNI) as a tile.  
Definition 2: The NoC architecture graph is a directional 
graph ?(?,?), whose each vertex ?? ∈ ? represents a tile in the 
NoC  architecture,  and  its  directional  edge  that  is  shown  by 
??,? ∈ ? shows a physical link from ?? to ??. The routing path 
from ?? to ?? is denoted by ??,? and ?(??,?) is the set of links that 
make up the path ??,?. 
In  core  graph  each  edge  is  treated  as  a  flow  of  single 
commodity, represented as ?? and its value which indicates the 
require bandwidth for each edge is displayed with ??(??). The 
set of all commodities represented as ? is achieved as follow: 
? =  
??:?? ??  = ?????,?,? = 1,2,… ? ,∀??,? ∈ ?,
???ℎ ?????? ??  = ?𝑎?(??),  ???? ??  = ?𝑎?(??)
  
The  core  graph  mapping  ?(?,?)  on  NoC  architecture 
graph ?(?,?) is defined by a one to one mapping function.  
?𝑎? ∶ ? → ?,?.?.?𝑎? ??  = ??,∀ ?? ∈ ?,∃?? ∈ ?, ?  ≤  ?  
 
Figure 1.   (a) Candidate tiles for mapping the first core (b) concept of 
lozenge-shape path 
The  proposed  algorithm  in  [6],  searches  the  optimal 
solution by alternating branch and bound steps, but it consumes 
a long run time due to large searching space. By increasing the 
number of cores, this method becomes unusable as the run time 
increases significantly. Onyx [9] is one of the best algorithms 
in  mapping  of  cores  onto  mesh-based  NoC  architecture  in 
terms of communication costs. Onyx defines four movements 
to  assign  priority  to  the  tiles  on  a  lozenge-shape  path  and 
obtains  minimum  hop  count  among  the  directly  connected 
cores  in  the  core  graph.  The  disadvantage  of  the  Onyx 
algorithm is the priority assignment process, which skips many 
valuable solutions and generates multiple identical mappings in 
some cases. 
Hence, a new mapping algorithm ―Citrine
1‖ is proposed by 
combination of [6] and [9] to better explore design space and 
using lozenge-shape path to improve run time. In this study, 
although  proposed  mapping  algorithm  is  not  limited  by  a 
specific topology, the mesh topology is selected as a platform 
for mapping cores due to its flexibility, scalability, and easiness 
of implementation.  Citrine uses Onyx to retrieve the order of 
cores which should be mapped and branch-tree tries to search 
different permutation among those defined by lozenge shaped 
rule of Onyx. Citrine is composed of two steps: 
Step1: Mapping of 1
st core  
A core with the highest priority for mapping is determined 
by  the  ℎ?𝑔ℎ???_???????𝑦 ? ?,?     function.  First,  the 
function  finds ?????,?  such  that  it  has  the  highest  value, 
followed by selecting the core with higher ?𝑎????𝑔(??) as the 
first  core  between  the  source  and  destination  of  that 
communication. 
?𝑎????𝑔 ??  =    ?????,? + ?????,?  ∀?=1,2,⋯, ? 
?≠?

After selecting the first core,    ?
 
?
2 
?=1  , different tiles can be 
selected as  the  candidates  for  the  location of  first core  in  a  
? × ? mesh. Due to the symmetry of the 2D mesh networks, 
other tiles are just mirrors of these candidate tiles. The first 
core should be mapped onto one of the candidate locations and 
finally  the  most appropriate  location  will  be determined. As 
presented by Fig. 1-a Citrine has selected candidate tiles for 
mapping the first core like Onyx. Each candidate position will 
be used as a root for a branch-tree. 
Step2: Branch the tree 
After mapping of the first core in one of the candidate tiles, 
unmapped cores are selected for mapping upon Onyx priority 
order. Onyx priority order defines that for mapping the next 
core, a core with the largest  ?????,? + ?????,?   should be 
selected, in which ?? is a mapped core and ?? is the next core 
to be mapped for all possible values of ? and ?. In other words, 
a core is selected for mapping which is not mapped yet and 
requires the largest bandwidth to communicate with one of the 
mapped  cores  among  others.  As  the  ??  is  selected  by  its 
relation to the ??, the ?? is called the parent and ?? as the child. 
After  selecting  a child  to  be  mapped, different permutations 
should be searched for the child. The search will be carried out 
using the idea of lozenge-shape path of Onyx presented in Fig. 
1-b.  The  searching  algorithm  is  such  that  a 
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Figure 2.   (a) VOPD Core Graph (b) Branch-Tree of VOPD core graph in Citrine (c) Mapping of the smaple branch-tree  
child should be mapped with the nearest possible tiles to the 
parent.   This  rule defines that  if ? is  the  minimum  possible 
distance  between  a  child, ??  ,  and  its  parent,?? ,  then  all 
available tiles with distance ? from the parent, ?? , should be 
considered  as  possible  permutations  for  the  child, ??.    It  is 
worth noting that the available tiles are those, which are not 
occupied  by  a  previously  mapped  tile.  Citrine  continues  the 
procedure  of  selecting  the  next  core  to  map  and  finds  all 
possible permutations until completing the mappings.  Fig. 2 
shows in detail mapping of a real core graph, VOPD, for the 
first three cores.    
1)  Experimental results of Citrine  
VOPD and MPEG-4 real core graphs are used to compare 
Citrine algorithm with other algorithms. The results of Citrine 
are  compared  with  BMAP[1],  results  of  NMAP,  Partial 
Branch-and-Bound,  GMAP,  PMAP  mentioned  in  [5], 
CGMAP[7], CHMAP[8] and Onyx[9]. 
Communication  cost  is  the  main  criteria  for  comparing 
these algorithms and is calculated according to the following 
equation: 
???????? =  ?? ??  × ℎ??_????? ??? ?? ,??? ??  
 ? 
?=1

where ??? ??  is source and ??? ??  is destination of ??. 
In Fig.3 and Fig. 4 the minimum communication cost for 
all algorithms are presented. Communication costs of PMAP 
and GMAP are exceeding the upper bounds in charts so they 
are  not  shown  completely  in  these  figures.  As  illustrated  in 
these figures, Citrine mapping algorithm and Onyx show the 
minimum communication cost. Lower communication cost is 
the result of smaller hop count between related cores. Reducing 
the hop counts is one of the most significant approaches for 
decreasing energy consumption and other performance metrics 
like latency [9]. As illustrated in Fig.3 and Fig. 4, Onyx and 
Citrine show similar best results in VOPD and MPEG-4 core 
graphs.  
In  order  to  better  estimate  Citrine  abilities,  much  more 
complicated graphs are applied to the Citrine and the Onyx. 
The results of applying the Citrine and the Onyx as well as the 
perfect  results  are  listed  in  Table  1.  For  NUG12,  NUG15, 
NUG16b, NUG21,NUG24 and NUG25 [11] the Citrine shows 
4.75%, 4.06%, 1.40%, 2.53%, 6.60% and 6.03% improvements 
over Onyx, respectively. Figure 5 illustrates the results which 
demonstrated in Table 1. 
 
Figure 3.   Communication cost of different mapping algorithms on VOPD 
core graph 
Figure 4.   Communication cost of different mapping algorithms on MPEG-4 
core graph 
TABLE I.   COMPARISON OF THE COMMUNICATION COST OF CITRINE 
AND ONYX VS. PERFECT RESULTS 
Case 
 Study 
Perfect 
Results 
CITRINE  ONYX 
NUG12  578  590  618 
NUG15  1150  1182  1230 
NUG16b  1244  1290  1308 
NUG21  2438  2526  2590 
NUG24  3488  3608  3846 
NUG25  3744  3912  4148 
B.  Routing 
This section focuses on the routing algorithm used in the 
proposed  application-specific  NoCs  resulted  after  mapping 
procedure, as explained in the previous section. Following the 
mapping of cores onto a given topology, the routing algorithm 
significantly affects the overall performance of a Network-on-
Chip. The deterministic routing algorithms are widely used in 
application-specific NoCs due to their simplicity and low area 
overhead in the router design. On the other hand, the adaptive 
routing algorithms usually result in a better performance and 
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link utilization than deterministic routing algorithm. Another 
advantage of using the adaptive routing algorithm is the fault-
tolerant NoCs by providing multiple alternative paths through 
network. 
 
 
 
Figure 5.   Communcation cost of Citrine, Onyx and perfect answers for 
NUG12, NUG15, NUG16b, NUG21, NUG24, NUG25 
One  of  the  best  algorithms  customized  for  routing  in 
application-specific NoCs was presented by [2] which uses a 
highly adaptive deadlock-free routing algorithm. This routing 
algorithm  takes  into  account  the  communication  bandwidth 
requirements among core pairs which are mapped on different 
network  nodes.  The  algorithm  splits  the  communication, ??, 
over multiple paths provided by routing function, between the 
source, ?,  and  the  destination, ?,  as  shown  in  Fig.6.  The 
routing function presented in [2] uses fully adaptive minimal 
routing. 
 
Figure 6.   Splitting of bandwidth based on fully adpative minimal routing for 
a communication from node S to node D at 60 Mb/s 
In general, every routing algorithm should include deadlock 
freedom  feature.  Nevertheless,  more  considerations  are 
required  when  implementing  the  fully  adaptive  routing 
algorithms.  The  adaptive  routing  algorithm  is  prone  to 
deadlocks,  so  channel  dependency  graphs  (CDG)  concept  is 
used  in  [2] to avoid  any possible  deadlocks. The  CDG  is a 
directed graph with the network channels as the vertices and 
the direct dependencies between the two channels as the edges. 
A dependency exists between the links ??,? and  ??,? whenever 
there is a path to route packets from ?? to ?? through ?? which 
uses those links. An extension to  CDG  as a sub graph is the 
concept  of  application  specific  channel  dependency  graph 
(ASCDG) introduced in [12]. The ASCDG is a sub graph of 
the CDG and an edge in CDG between channels, ??,? and  ??,? is 
removed  if  there  was  no  application-specific  dependency 
between ??,? and  ??,?. Deadlock is not inevitable when there are 
any cycles through ASCDG graph. A cycle in the ASCDG is a 
succession  of  application  specific  direct  dependencies, 
? = {?1,?2,⋯,??},  where ? ∈ ? is  a  pair (??,?,??,?)   with 
??,? ,  ??,? ∈ ? .  The  challenge  is  how  to  select  the  most 
appropriate dependencies to be removed from ASCDG graph 
to break the cycle, ?. By removing a dependency, all of the 
corresponding  paths  to  that  dependency  will  be  removed. 
Using  this  method  guarantees  that  routing  algorithm  is 
deadlock free still with high levels of adaptivity. Palesi et al. 
also  presented  a  technique  to  break  cycles  in  the  ASCDG 
which is bandwidth aware. As soon as a path is removed, the 
fraction portion of the bandwidth that passes through it must be 
redistributed over the remaining paths. The idea is to remove 
the dependency, ?, such that the overhead of bandwidth that 
should be allocated to the remaining paths is minimized. The 
condition  for  removing  the  edge  from  the  ASCDG  is  to 
minimize the cost  ? , as: 
cost ?  =  
?? ??  ×  ??2(??,?) 
 𝜌(??)  × ( 𝜌 ??   −  ??2 ??,?  )
??∈?
 
where,  ?? ??   represents  bandwidth  requirements  for 
communication,  ?? ,𝜌 ??  denotes  the  set  of  minimal  paths 
admitted by the routing function for  ??, and ??2 ??,?  is the 
path through dependency set that is the set of paths of ?? which 
use the dependency ?. 
Due  to  its  inherent  application-specific  nature  and  high 
adaptivity  provided  by  algorithm  proposed  by  [2],  this 
algorithm  is  used  for  routing  of  application-specific  NoCs, 
which  previously  mapped  by  Citrine  in  section  3.1.  Fault-
tolerant  properties  are  also  considered  in  the  proposed 
methodology to include the advantage of adaptivity in routing 
algorithms. 
Next section deals with fault-tolerance by introducing the 
concept of vulnerability index. 
C.  Vulnerability Index 
As the number of transistors on chip increases, the problem 
associate with deep sub-micron will become more pronounced. 
Moreover, the router and link failures will be more probable. 
Therefore, the NoCs need to be designed with high level of 
built-in fault tolerance [13]. Vulnerability index is considered 
as a criterion for estimating fault-tolerant properties of NoCs. 
By reducing the vulnerability index in an NoC, the NoC design 
will become more fault-tolerant. The vulnerability  index has 
the inverse relation to the robustness index introduced in [14] 
and definitions and formulations of robustness index are also 
extracted  from  the  same  reference.  So  first  we  define  the 
robustness index and then definition of vulnerability index is 
proposed. 
The robustness index, ?𝐼, is based on the extension of the 
concept  of  path  diversity  [15].  For  a  given 
communication,  ?? ∈ ?, an NoC architecture graph, ?(?,?), a 
mapping function, M, and a routing function, R, [14] defined 
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the  robustness  index  for  communication ?? , ?𝐼(??),  as  the 
average number of routing paths available for communication, 
?? ,  if  a  link  belonging  to  the  set  of  links  used  by 
communication  ?? is faulty. Formally, 
?𝐼 ??  =
1
 ?(??) 
   𝜌 ?? \𝜌(??,??,?) 
??,?∈?
 
 where,  𝜌 ??   is  the  set  of  paths  provided  by  R  for 
communication, ??, 𝜌(??,??,?) is the set of paths provided by 
R for communication, ??,that uses link ??,?, and ?(??) is the 
set of links belonging to paths in  𝜌(??).  
 
 
 
 
 
 
 
 
Figure 7.   Routing paths provided by two different routing functions for the 
communicating pair (source, destination) 
Suppose  that  there  are  two  routing  functions, ? and ?, 
which routing function ? selects path 1 and ?𝑎?ℎ2 and routing 
function ? selects ?𝑎?ℎ2 and ?𝑎?ℎ3 to route packets between 
source  and  destination  as  shown  in  Fig.  7  .  The  routing 
function ? selects two disjoint paths such that the presence of a 
faulty link in one path dose not compromise communication 
from  source  to  destination  since  another  path  is  fault-free. 
However,  when  the  routing  function ? is  used  as  shown  in 
Fig. 7, the communication  will  not occur.  As  the alternative 
paths share the link, ?1,3, any fault in the link, ?1,3, makes the 
communication  from  ―source‖  to  ―destination‖  impossible. 
Consequently, the NoC which uses routing function ?, ???1, 
is more robust than the NoC which uses routing function ?, let 
call  it ???2.  Such  situation  is  reflected  by  the  robustness 
index. The robustness index for the above two cases are: 
 ?𝐼 ???1 (source → destination) =
1+1+1+1+1+1
6 = 1 , 
?𝐼 ???2 (source → destination) =
0+1+1+1+1
5 = 0.8 . 
The  ???1using ?𝑎?ℎ1 and ?𝑎?ℎ2 is more robust than the 
???2  using  ?𝑎?ℎ2  and  ?𝑎?ℎ3  for  communication  from 
“??????” to “??????𝑎????” as ?𝐼 ???1  > ?𝐼 ???2 .  
The  global  robustness  index,  which  characterizes  the 
network, is calculated using the weighted sum of the robustness 
index of each communication. For a communication, ??, the 
weight of ?𝐼(??) is the degree of adaptivity [16] of ??. The 
degree of adaptivity of a communication, ??, is the ratio of the 
number  of  allowed  minimal  paths  to  the  total  number  of 
possible  minimal  paths  between  the  source  node  and  the 
destination  node  associated  to  ?? .  Thus,  given  a  core 
graph ?(?,?),  NoC  architecture  graph ?(?,?),  a  mapping 
function M, and a routing function R, the robustness index is 
defined as: 
?𝐼 ???  =   ? ?? ?𝐼 ??? (??)
??∈?
 
where  ? ??   indicates  the  degree  of  adaptivity  of 
communication ??.  
So  after  defining  ?𝐼 ???  ,  the  Vulnerability  index, 
?𝐼 ??? , defined as: 
?𝐼 ???  =
1
𝜀 + ?𝐼 ???  
where  𝜀 is a constant to be defined. Note that ?𝐼 ???  is 
always  equal  or  greater  than  zero,  therefore  the  maximum 
possible value of ?𝐼 ???  is equal to 
1
𝜀 which happens in case 
?𝐼 ???  is equal to zero. In this paper 𝜀 was set to 0.01. If we 
want  to  set  an  upper  bound  for ?𝐼 ???  ,  let  call  it 
?𝐼_?????_?????, 𝜀 will be calculated as follow: 
𝜀 = 
1
?𝐼_?????_?????
 
Following  section  deals  with  a  cost  function  that  its 
objective is to find a mapping such that the sum of weighted 
communication  cost  and  vulnerability  index  are  to  be 
minimized under previously mentioned routing algorithm. 
D. Total cost function 
As previously mentioned, lower communication cost leads 
to an NoC with better metrics such as energy consumption and 
latency.  Another  introduced  metric  was  vulnerability  index 
which  is  used  as  a  measurable  criterion  for  fault  tolerant 
properties.  A  cost  function  is  to  be  introduced  in  order  to 
minimize  the  sum  of  weighted  communication  cost  and  the 
vulnerability index. 
Given  a  core  graph  ?(?,?) ,  NoC  architecture 
graph ?(?,?), and a routing function R, a mapping function, 
? ,  is  introduced  from ? ?,?  → ?(?,?) to  minimize  the 
following: 
???𝑎? ???? ???????? = 
 1 − ? 
?
× ????????+
?
?
× ?𝐼 ??? 
where, ???????? is the communication cost and ?𝐼 ???  
is  the  vulnerability  index  of  NoC  after  applying  mapping 
function. 
The constants ? and ? are used to normalize the ???????? 
and  ?𝐼 ???  .  In  this  study  the  maximum  value  of 
communication  cost  and  vulnerability  index  are  used 
for ? and ?, respectively. ? is a weighting coefficient meant to 
balance  the  communication  cost  and  vulnerability  index.    It 
was set to 0.8 and 0.7 for core graphs VOPD and MPEG-4 
respectively.   
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1)  Experimental Results 
In  order  to  better  investigate  the  capabilities  of  Citrine 
mapping algorithm and for better understanding of total cost 
function,  we  have  done  some  experiments.  As  mentioned 
before, one of the advantages of Citrine over other algorithms 
is  its  diversity  of  solutions  which  have  near  to  optimum 
communication costs. Although Citrine explores a wide range 
of solutions, its runtime for examined real core graphs, VOPD 
and MPEG-4, was a fraction of a second. 
We have run Citrine for core graphs VOPD and MPEG-4 to 
evaluate the generated mappings by using total cost function.   
Citrine  generates  6420  and  2808  different  mappings  for 
MPEG-4 and VOPD, respectively. Some mappings have the 
same communication cost and vulnerability index values. So 
by  dismissing  the  duplicate  items,  the  unique  values  for 
MPEG-4  and  VOPD  were  extracted  among  whole  results. 
Results of running Citrine for MPEG-4 and VOPD core graphs 
and  evaluating  the  values  in  our  2D  design  space,  i.e. 
communication cost and vulnerability index shown in Fig. 8 
and Fig. 9, respectively for extracted set of results. 
 
Figure 8.   Citrine mappings of MPEG-4 core graph  
 
Figure 9.   Citrine mappings of VOPD core graph 
Although the communication costs for most of mappings 
are spread in a range near to optimal, there are wide ranges of 
total  cost  for  mappings  due  to  different  vulnerability  index 
values, as it can be seen in some extreme points in design space 
which have small communication cost but having large total 
cost and vulnerability indices. Notice that Citrine does not take 
vulnerability index into account while generating mapping but 
by  providing a  large design space,  we  can  achieve  different 
total costs which is one of the good points about Citrine. 
For better analyzing the correlation of different parameters 
in our design space, Fig. 10 to Fig. 13 are shown for results of 
VOPD core graph. 
 
 
Figure 10.  Commnication Cost vs. Total Cost Function 
 
Figure 11.  Commnication Cost vs. Total Cost Function – detailed  
 
Figure 12.  Total Cost Function vs. Vulnerability Index 
 
Figure 13.  Communication Cost vs. Vulnerability  
Fig. 10 considers communication cost vs. total cost. It is 
observed that increasing communication cost leads to greater 
values of total cost in most cases but this is not true for all. For 
better understanding, a set of results which highlighted in red 
box are shown in Fig. 11. Although the best communication 
cost for VOPD is 4119, this mapping has not the best total cost. 
It  is  worth  noting  that  weighting  coefficient ? = 0.8 which 
means that we only left a minor effect for communication cost 
in total cost function.  
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Fig.  12  illustrates  total  cost  vs.  vulnerability  index. 
Description of this figure is like two former described figures, 
Fig. 10 and Fig. 11. 
At  last,  Fig.  13  depicts  communication  cost  vs. 
vulnerability index without noticing total cost function. As you 
can see, the power of Citrine is to generated different mappings 
with  diverse  set  of  features,  e.g.  mappings  with  same 
communication  costs  but  different  vulnerability  indices  and 
vice versa. 
IV.  CONCLUSION 
Considering the importance of mapping algorithm as one of 
three aspects of NoC design, in this paper, a novel mapping 
algorithm was proposed, called Citrine. It was able to obtain 
the  best  communication  cost  among  a  number  of  efficient 
mapping algorithms. Vulnerability index was also introduced 
and defined as a criterion for evaluating routing fault tolerance. 
Then by using a total cost function as a metric, results which 
generated  by  Citrine  were  evaluated.  Due  to  wide  range  of 
solutions provided by Citrine it is possible to minimize the total 
cost function through the design space. 
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